ABSTRACT This paper investigates the intrinsic drain-induced barrier lowering (DIBL) characteristics for tri-gate germanium-on-insulator (GeOI) p-MOSFETs through theoretical calculation by analytical solution of 3-D Poisson's equation corroborated with TCAD numerical simulation. It is found that, relative to the silicon-on-insulator counterpart, there exists a build-in negative substrate bias in the GeOI PFET. This built-in substrate bias, stemming mainly from the large discrepancy in bandgap between Ge and Si, pulls the carriers toward the channel/BOX interface and thus degrades the DIBL of the GeOI PFET beyond what permittivity predicts. This new mechanism has to be considered when designing or benchmarking tri-gate GeOI p-MOSFETs.
I. INTRODUCTION
Due to its superior gate control and demonstrated feasibility, tri-gate structure (or multi-gate FinFET) has been used in sub-22nm technology nodes [1] , [2] . With the trigate structure, Ge channel (with Si substrate) is also being actively pursued to boost the performance for especially p-MOSFETs [3] - [9] . However, one major concern for devices with Ge channel is their short channel effects (SCEs) because of the higher permittivity of Ge channel [9] , [10] . In this paper, through theoretical calculation by analytical solution of 3-D Poisson's equation [8] corroborated with TCAD numerical simulation, we examine the draininduced barrier lowering (DIBL) characteristics for tri-gate germanium-on-insulator (GeOI) p-MOSFETs. We demonstrate that the DIBL of tri-gate GeOI PFETs can be worse than what permittivity predicts, and point out a new mechanism responsible for the degraded DIBL. Fig. 1 shows a schematic sketch of the tri-gate GeOI p-MOSFET with L, W fin , H fin , and T box denoting channel length, fin width, fin height, and the buriedoxide (BOX) thickness, respectively. The doping concentrations of source and drain are 5.5×10 19 cm −3 , and the Ge channel is lightly-doped. Abrupt junction between the source/drain and channel region is assumed. The equivalent oxide thickness (EOT) of the tri-gate device is 0.8 nm.
II. METHODOLOGY
In this work, we investigate the DIBL characteristics of the tri-gate GeOI p-MOSFET based on corroborated TCAD and analytical calculations with the model details described below. In the subthreshold regime, the semiconductor fin body is fully depleted with negligible mobile carriers. Therefore, the channel potential distribution φ ch (x,y,z) in the subthreshold regime can be calculated by solving the following 3-D Poisson's equation:
where ε ch is the permittivity of the semiconductor fin, and N ch denotes the channel doping concentration. The required boundary conditions can be described as
where ε ox is the permittivity of gate dielectric, and t ox the physical thicknesses of gate dielectric. V g , V s , and V d are the voltage biases of gate, source, and drain, respectively. V fb represents the flat-band voltage for the gate terminal. φ ms is the built-in potential of the source/drain to the channel. Additionally, the electrostatic potential in the thin BOX region φ box (x,y,z) can be described by the following 3-D Laplace's equation [11] :
The required boundary conditions can be described as
where V b and V fb2 represent the potential and flat-band voltage for the substrate terminal. Furthermore, the potential solutions in (1) and (3) satisfy the following boundary conditions:
where ε box is the permittivity of BOX.
To solve the potential solution in (1) 
The 2-D and 3-D solutions can be obtained using the method of separation of variables:
The values of A, B and series coefficients (B n , E n , B n,m , H i,m ) are given in the APPENDIX. It is noted that the dominant terms of the power series solutions are the first thirty terms. Since the semiconductor fin and the gate dielectric are treated as a homogeneous semiconductor cuboid, the effective width (W eff ) and the effective height (H eff ) are given by
After deriving the potential solutions, the subthreshold current can be calculated by [12] 
where ϕ ch (x, y min , z) is the highest potential barrier for carrier flow along the y (channel length) direction, and V ds represents the potential difference between drain (V d ) and source (V s ). For devices biased in low V ds , the highest potential barrier occurs at y min ∼ L/2 due to the nearly symmetrical potential distribution along the channel. The subthreshold model has been verified with the TCAD simulation that numerically solves the 3-D Poisson's equation [11] .
III. IMPACT OF BUILD-IN SUBSTRATE BIAS ON DIBL
By using the analytical subthreshold model for tri-gate MOSFETs together with the TCAD numerical simulation [13] , Fig. 2(a) compares the DIBL characteristics between GeOI and SOI tri-gate PFETs. It can be seen that for a given drain bias (V ds ), the DIBL of the GeOI PFET (open square) is always larger than that of SOI (open circle). Conventional wisdom may attribute this solely to the higher permittivity of Ge. However, even though the permittivity of Ge channel is changed to the same value as Si (ε r = 11.8), the DIBL of the Ge device (open triangle) is still larger than that of SOI. It infers that, in addition to the channel permittivity, there exists another mechanism degrading the DIBL of the GeOI tri-gate PFET. Fig. 2(b) further compares the DIBL of GeOI and SOI tri-gate PFETs under various substrate bias (V bs ). It can be seen that, after compensating the impact of channel permittivity, the DIBL of the GeOI PFET (open triangle) is larger than that of SOI (open circle) for any given V bs . In fact, as indicated by the arrow mark, there is a constant shift between the two curves. In other words, relative to the SOI device, there exists a build-in negative substrate bias in the GeOI PFET so that the DIBL of the GeOI PFET is worse than what permittivity predicts.
This built-in effective substrate bias, V bs,eff , is intrinsic to the GeOI p-MOSFET with Si substrate. It stems from the discrepancy in the source-to-substrate work-function difference between the GeOI and SOI PFETs, and can be expressed as
where E g , X, and N v represent the bandgap, electron affinity, and the effective density of states of valence band, respectively. From Eqn. (13) , it can be shown that the built-in V bs,eff = −0.482 V for the GeOI PFET. Since Ge and Si possess similar X and N v , the V bs,eff results mainly from their discrepancy in bandgap (E g,Ge = 0.663 eV while E g,Si = 1.12 eV). This negative built-in V bs,eff affects the DIBL of the GeOI PFET because it alters the carrier profile as demonstrated in Fig. 3 , which compares the hole distributions along the finheight (H fin ) direction for GeOI and SOI PFETs. It can be seen that the carrier profile for the GeOI PFET (open square) is closer to the channel/BOX interface than that of SOI (open circle), and the impact of channel permittivity is modest (open triangle). However, if the built-in V bs,eff of the GeOI PFET is further compensated by applying an external substrate bias (V bs = −V bs,eff ), the carrier profile of the GeOI PFET (cross) shows a fairly good agreement with that of SOI (open circle). This validates the accuracy of Eqn. (13), and explains why the DIBL of the GeOI PFET is worse than what permittivity predicts (Fig. 2) . Fig. 4 compares the DIBL characteristics for GeOI and SOI tri-gate PFETs over a wider range of design space. It can be seen that, after considering the impact of the built-in V bs,eff for the GeOI device, the discrepancy in DIBL between GeOI and SOI PFETs can be fully resolved. In addition, it can be seen from Fig. 4(b) and (c) that while the DIBL can be reduced by the fin-height (H fin ) and BOX-thickness (T box ) scaling, the impact of the built-in V bs,eff on DIBL (the gap between open triangle and open circle) also increases with the down-scaling of H fin and T box . This is consistent with the observations that tri-gate devices with thin BOX and low fin aspect-ratio can enhance the channel potential modulation efficiency through substrate biasing [14] , [15] . On the other hand, Fig. 4(a) indicates that shrinking the fin width (W fin ) can mitigate the V bs,eff induced DIBL degradation for GeOI tri-gate PFETs.
Finally, it should be noted that the build-in substrate-bias effect reported in this work only occurs for GeOI PFETs. It is negligible in GeOI NFETs due to negligible band offset between conduction bands of Ge and Si. 
IV. CONCLUSION
We have investigated the intrinsic DIBL characteristics for tri-gate GeOI p-MOSFETs through analytical calculation corroborated with TCAD numerical simulation. We have 444 VOLUME 3, NO. 6, NOVEMBER 2015
found that, relative to the SOI counterpart, there exists a build-in negative substrate bias in the GeOI PFET. This built-in V bs,eff , stemming mainly from the large discrepancy in bandgap between Ge and Si, pulls the carriers toward the channel/BOX interface and thus degrades the DIBL of the GeOI PFET beyond what permittivity predicts. This effect has to be considered in the design and benchmark of trigate GeOI p-MOSFETs. Finally, it should be noted that the quantum-mechanical effect is not considered in our modeling and simulation. For GeOI PFETs with small dimensions, the quantum-mechanical effect may widen the bandgap and push the carriers away from the channel/BOX interface, thus reducing the negative impact of the build-in substrate bias on DIBL.
APPENDIX
The values of A and B for the solution of 1-D Poisson's equation, Eqn. 7(a), can be expressed as
In addition, the coefficients B n and E n for the solution of 2-D Laplace's equation, Eqn. 8(a), can be described as
Besides, the coefficients B n,m and H i,m for the solution of 3-D Laplace's equation, Eqn. 9(a), can be described as
where 
where K n , P n , and K n,m stem from the 2-D and 3-D potential solutions in the BOX region: 
